联系方式

  • QQ:99515681
  • 邮箱:99515681@qq.com
  • 工作时间:8:00-23:00
  • 微信:codinghelp

您当前位置:首页 >> CS作业CS作业

日期:2024-05-11 04:14

ELE5758

Practical Exercise

Tasks: Use Vivado, Zedboard, and the provided data to perform. and report the following exercises

Q1. Implement (by writing the RTL code) and simulate a 16-point 8-bit FFT FPGA module.

Q2. Convert the simulated FFT module to an IP and name it according to your group.

Q3. Use the IP to implement and evaluate a circular convolution module. Validate the result and determine the resource utilization, timing report, and latency of the convolution module (Hint: Use no. of clock cycles).

Note: Use the following as the input and weight values

input = [ -8     10   - 10      6     7      8    -9     -2    -5      6    - 1      9    -7     -5    -7     -8 ]

weights = [ 5     3     3     0     5     3     2     3     2     0      1     0      1      1     2     0]

THE CONVOLUTION ILLUSTRATION USING MATLAB

in = [ -8     10   - 10      6     7      8    -9     -2    -5      6     - 1     9     -7    -5     -7    -8 ];

weights = [5     3     3     0     5     3     2     3     2     0      1     0      1      1     2     0];

in_FFT = fft(in);

weights_FFT = fft(weights);

pt_wise_mul = in_FFT.*weights_FFT;

convolution = ifft(pt_wise_mul);

%%%%-- verify -----

convolution_base = cconv(in, weights, 16);

isequal(convolution, convolution_base)




版权所有:留学生编程辅导网 2020 All Rights Reserved 联系方式:QQ:99515681 微信:codinghelp 电子信箱:99515681@qq.com
免责声明:本站部分内容从网络整理而来,只供参考!如有版权问题可联系本站删除。 站长地图

python代写
微信客服:codinghelp